CMOS Vt-control improvement through implant lateral scatter elimination

This paper demonstrates that the threshold voltages of CMOS transistors can vary significantly depending on their proximity to well boundary. This well proximity effect (WPE) is caused by the well implant atoms that scatter laterally from the photo-resist mask. We examine the details of this scattering process, and describe several practical ways to eliminate the impact of well proximity effect.