Gate and Source/Drain Engineering for 50 nm P-Channel MOSFET | IEEE Conference Publication | IEEE Xplore