Gate Stack Optimisation for Advanced CMOS Process | IEEE Conference Publication | IEEE Xplore