Interconnect Design Strategy for High-Speed Logic LSIs | IEEE Conference Publication | IEEE Xplore