Some CMOS device constraints at low temperatures | IEEE Journals & Magazine | IEEE Xplore