On the parasitic capacitances of multilevel parallel metallization lines

A versatile and powerful finite-difference solution technique is developed for determining the capacitances between arrays of closely spaced parallel conductors. Results are presented for configurations typical of multilevel VLSI structures.