Modeling physical limitations on junction scaling for CMOS | IEEE Journals & Magazine | IEEE Xplore