Effects of an n-layer under the gate on the performance of InP MESFET's | IEEE Journals & Magazine | IEEE Xplore