Optimization of transistor neutron tolerance | IEEE Conference Publication | IEEE Xplore