An alternative derivation of the small-signal low-frequency admittance matrix for a semiconductor integrated circuit

A four-layer monolithic semiconductor device is considered as a combination of p-n-p and an n-p-n transistor in order to derive more tangible rational approximate admittance parameters. One example of an external connection of such a device is evaluated.