An analogue delay line for virtual clock enhancement in DDS | IEEE Conference Publication | IEEE Xplore