Control of process-induced damages in self-assembled porous silica/Cu damascene interconnects for 45nm node and beyond | IEEE Conference Publication | IEEE Xplore