Low complexity, high speed decoder architecture for quasi-cyclic LDPC codes | IEEE Conference Publication | IEEE Xplore