An improved LDMOS transistor model that accurately predicts capacitance for all bias conditions

This paper proposes an improved SPICE macro-model for the LDMOS device which performs significantly better than existing models in both DC and AC regimes. It has been implemented using standard elements and Verilog-A modules and as a consequence is simulator independent.