90nm CMOS technology characterization at transfer and ramp

This paper gives an overview of the matching and characterization requirements during the successful transfer and ramp of a high yielding 90 nm CMOS technology on 300 mm wafer size. In particular, the different characterization phases are examined and key aspects of achieving a high yielding technology during both transfer and ramp is discussed.