Highly configurable programmable built-in self test architecture for high-speed memories | IEEE Conference Publication | IEEE Xplore