Design and modeling of tapered LWL architecture for high density SRAM | IEEE Conference Publication | IEEE Xplore