Impact of transistor-to-grain size statistics on large-grain polysilicon TFT characteristics

A model based on grain-boundary distribution to predict the impact of transistor-to-grain size statistics on transistor performance variation is proposed and extensively verified by experimental data. Using the model, optimization of transistor dimension with respect to grain size to achieve high mobility and low transistor-to-transistor variation to enhance the yield can be performed.