A model for analyzing the interface properties of a semiconductor-insulator-semiconductor structure. II. Transient capacitance technique | IEEE Journals & Magazine | IEEE Xplore