A model for analyzing the interface properties of a semiconductor-insulator-semiconductor structure. I. Capacitance and conductance techniques | IEEE Journals & Magazine | IEEE Xplore