A formally verified system for logic synthesis | IEEE Conference Publication | IEEE Xplore