Reliability analysis for defect-tolerant nano-architectures in the presence of interconnect noise | IEEE Conference Publication | IEEE Xplore