Novel high-density low-power high-performance double-gate logic techniques

This paper propose novel double-gate (DG) logic circuit schemes using only symmetrical gates to reduce the area and leakage/active power. The performance improvement and power reduction for NAND, NOR, and pass-gate are studied via the two-dimensional numerical device simulator to directly simulate the circuit structures.