Towards formal verification of analog designs | IEEE Conference Publication | IEEE Xplore