Analysis and design of the dual-gate inversion layer emitter transistor | IEEE Journals & Magazine | IEEE Xplore