FPGA implementation of high speed parallel architecture for block motion estimation | IEEE Conference Publication | IEEE Xplore