Design of reconfigurable general finite field multiplier in GF (2/sup m/)

In this paper, a general finite field multiplier is presented which can he used in any basis by simple configuration. It significantly increases the flexibility such that the same multiplier can be used in different applications and reduces the user's cost. The proposed multiplier has a regular structure and is very suitable for high speed VLSI implementation.