Analysis of noise suppression techniques using embedded capacitor on split power bus in multi-layer package

An embedded capacitor for noise suppression on a power bus is analyzed and compared with a discrete capacitor by full wave simulation from 40 MHz to 5 GHz. In this paper, the design methodology of the power bus is demonstrated by analyzing self and transfer impedance characteristic of the embedded capacitor.