Implementation of bit-level pipelined digit-serial multipliers | IEEE Conference Publication | IEEE Xplore