A 4MB on-chip L2 cache for a 90nm 1.6GHz 64b SPARC microprocessor | IEEE Conference Publication | IEEE Xplore