A high-speed low-latency digit-serial hybrid adder | IEEE Conference Publication | IEEE Xplore