Leakage-induced signal degradation in VLSI interconnection for buffered bus line & logic | IEEE Conference Publication | IEEE Xplore