Multiplier architectures for media processing | IEEE Conference Publication | IEEE Xplore