Mapping interleaving laws to parallel turbo decoder architectures | IEEE Journals & Magazine | IEEE Xplore