Stochastic Models for Wireability Analysis of Gate Arrays | IEEE Journals & Magazine | IEEE Xplore