A scaleable instruction buffer for a configurable DSP core | IEEE Conference Publication | IEEE Xplore