Bi-level reconfigurations of fault tolerant arrays | IEEE Journals & Magazine | IEEE Xplore