GP based transistor sizing for optimal design of nanoscale CMOS inverter | IEEE Conference Publication | IEEE Xplore