Porous dielectric dual damascene patterning issues for 65 nm node: can architecture bring a solution? | IEEE Conference Publication | IEEE Xplore