An enhanced tree-structured scan chain for pseudo-exhaustive testing of VLSI circuits | IEEE Conference Publication | IEEE Xplore