A combinatorial method for the evaluation of yield of fault-tolerant systems-on-chip | IEEE Conference Publication | IEEE Xplore