Efficient FPGA-implementation of two's complement digit-serial/parallel multipliers | IEEE Journals & Magazine | IEEE Xplore