Abstract model checking and refinement of temporal logic in /spl alpha/SPIN | IEEE Conference Publication | IEEE Xplore