Logic optimization for asynchronous speed independent controllers using transduction method

Asynchronous speed independent (SI) circuits based on an unbounded gate delay model often suffer from high area penalty. It happens due to the lack of efficient global optimization. This paper presents a Boolean optimization method based on the transduction method to optimize asynchronous SI circuits while preserving hazard-freeness.