Steps towards a VLSI implementation of the back propagation algorithm: non-linear synaptic functions

Summary form only given. A theoretical modification to the back error propagation (BEP) equations is presented which allows more efficient hardware implementation to be made when fabricating in analog VLSI. Through simulation results it is shown how this modification affects the performance of the BEP algorithm when performing simple learning tasks.<
>