A 16ns CMOS EEPLA with reprogrammable architecture | IEEE Conference Publication | IEEE Xplore