A 100ns 256K DRAM with page-nibble mode

This paper will report on a 256K×1b 100ns access time DRAM which functions in both page and nibble mode, distinguished internally by the
\overline{CAS}
precharge time. The device is immune to voltage bumping and uses laser programmable redundancy.