A circuit design methodology for CMOS microcomputer LSIs

A structured approach to CMOS circuit block coupling and a simplified circuit delay evaluation method will be presented. Cited will be results for an 8b 30mW CMOS microcomputer with 80,000 transistors.