A monolithic, charge-balancing successive-approximation A/D technique

A modified
2^{N} ċ R
(potentiometric) A/D approach which reduces die area (fewer resistors are required), inherently allows a bipolar input with a single polarity reference, and permits linearity adjustment at wafer sort via a laser programmed ROM, will be presented.