A masterslice LSI for subnanosecond random logic | IEEE Conference Publication | IEEE Xplore